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Silicene is the silicon counterpart of graphene, that
is, it consists of a single layer of Si atoms arranged
in a hexagonal network. This new two-dimensional
material, ﬁrst predicted by theory, has been recently
grown on different metallic surfaces.1–3 An obvious
advantage of silicene (over graphene) for nano-
electronic applications is its better compatibility
and expected integration with the existing Si
nanotechnology platform. A new breakthrough on
this material has been recently reported by
Tao et al.,4 who have successfully fabricated the
ﬁrst silicene-based ﬁeld effect transistors (FETs)
operating at room temperature. Their success relies
on the development of a layer transfer process,
called ‘silicene-encapsulated delamination with
native electrodes’ (SEDNE). This innovative process
includes the following key steps: (1) epitaxial
growth of silicene on Ag(111) thin ﬁlms grown
on mica substrates; (2) Al2O3 in situ encapsulation
of the silicene layer, followed by its delamination
transfer on a p++Si/SiO2 substrate; and (3) subse-
quent Ag source/drain contact formation by
e-beam lithography. A resulting silicene-based
FET, with the p++Si substrate used as a back-gate
contact, is shown in Figure 1a.
The transfer characteristics of these transistors,
measured at room temperature, reveal ambipolar
current–voltage characteristics (see Figure 1b), as
expected for a gapless semiconductor with Dirac
cones in its electronic structure. Unlike graphene,
the transfer characteristics of the silicene FETs also
indicate the likely presence of an energy band gap
in its electronic structure of about 200meV.
The extracted carrier mobility is typically about
100 cm2 (V s)− 1, much lower than typical
values reported in graphene, usually exceeding
1000 cm2 (V s)− 1. The lower carrier mobility in
silicene is attributed to strong scattering by out-of-
plane acoustic phonon modes, which are absent in
graphene, as well as to grain boundary scattering,
due to the co-existence of several silicene phases or
reconstructions on Ag(111) surfaces.
Although these results are very promising,
and pave the way to the possible realization of
silicene-based nanoelectronic devices, further opti-
mization of the silicene FET fabrication process is
required to improve their electrical performances.
An important issue is the stability of the silicene
surface when exposed to air: the electrical proper-
ties of the devices rapidly degrade (within minutes)
during their characterization, likely due to the
oxidation of silicene. Future work could explore
the possible growth of silicene on non-metallic
surfaces,5 followed by gate dielectric encapsulation
and gate stack pattering to realize top-gated
silicene FETs.
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Figure 1 (a) Three-dimensional rendering of an atomic force microscopic image of a back-gated
silicene ﬁeld effect transistor, obtained after the ‘silicene-encapsulated delamination with native
electrodes’ (SEDNE) process.4 (b) Typical ambipolar drain current–gate voltage characteristics measured
at room temperature on such a device.4
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